

FIG.1




FIG.2




FIG.3




FIG.4A




FIG.4B




FIG.4C




FIG.5




FIG.6




FIG.7





FIG.8



	logic circuit	SRAM	DRAM	IO
about 90%	about 10%	load MOS	drive MOS	Tr MOS
threshold voltage	high V _{th} (0.45V) NMOS (-0.45V)	low V _{th} (0.35V) (-0.35V)	high V _{th} (0.45V)	high V _{th} (0.65V) (-0.65V)
PMOS	(-0.45V)	(-0.45V)	(-0.45V)	(-0.65V)
gate oxide	thin gate oxide (3.2nm)	thin gate oxide (3.2nm)	thick gate oxide (6.5nm)	thick gate oxide (6.5nm)
supply voltage	low voltage (1.5V)	low voltage (1.5V)	high voltage (2.5V)	high voltage (2.5V)
circuitry				
value in parentheses is an example				

FIG. 9




FIG.10




FIG. 11




FIG.12




	logic circuit		SRAM			DRAM	IO
	about 90%	about 10%	load MOS	transistor MOS	drive MOS	Tr MOS	
threshold voltage	high V_{th} (0.45V)	low V_{th} (-0.35V)	high V_{th} (0.35V)	low V_{th} (-0.45V)	high V_{th} (0.45V)	high V_{th} (0.65V)	high V_{th} (0.65V)
NMOS							
PMOS							
gate oxide	thin gate oxide (3.2nm)		thin gate oxide (3.2nm)			thick gate oxide (6.5nm)	thick gate oxide (6.5nm)
supply voltage	low voltage (1.5V)		low voltage (1.5V)			high voltage (2.5V)	high voltage (2.5V)
gate length	long channel (0.18um)	short channel (0.14um)	short channel (0.18um)	short channel (0.14um)	long channel (0.18um)	long channel (0.18um)	long channel (0.14um)
circuitry							
value in parentheses is an example							

FIG.13A




FIG.13B




FIG.14

